VHDL: Using type on ports

Question

Is it poosible to use user-defined typed in input/output of VHDL enitities?

ENTITY test IS
   PORT( 
      input         : IN     std_logic_vector (0 TO 63);
      test_input:   out MY_TYPE;
   );


END test ;

Answer 1

Yes, declare the type in a package, and use the package before the entity, and also in the modules that instantiates the module, so the same user defined type is available.