1
\$\begingroup\$

I am trying to simulate the effect of a PCB trace on a clock signal with LTSpice, see the following pictures:

enter image description here

enter image description here

In my quick and dirty setup, the clock receiver is the resistor Rin. I the real world, it is a DAC with a CMOS input. Is there an easy way to model such an input in LTSpice? Is the resistor accurate enough?

\$\endgroup\$
  • \$\begingroup\$ a sniff of capacitance would be better, 5pF give or take. \$\endgroup\$ – Neil_UK Jan 7 '17 at 21:17
  • \$\begingroup\$ R only? NO Cin depends on family of CMOS and Vdd, of which there are dozens. All CMOS is rated at a fixed load pF which, due to RdsON of output driver limits the slew rate. So which family? More important is to simulate a track w/g dimension ratio to ground with related Zo and length? This gives the 2nd order response to ringing, Not RdsOn*Ciss which is 1st order . ok? \$\endgroup\$ – Tony Stewart Sunnyskyguy EE75 Jan 7 '17 at 22:02
  • 1
    \$\begingroup\$ (also in real scopes, the length of probe ground and L value. \$\endgroup\$ – Tony Stewart Sunnyskyguy EE75 Jan 7 '17 at 22:07
  • \$\begingroup\$ What's wrong with a plain NMOS/PMOS? \$\endgroup\$ – a concerned citizen Jan 8 '17 at 7:09
-3
\$\begingroup\$

\$Z_0 = \sqrt{\frac{L}{C}} = \sqrt{\frac{1874,79 \text{nH}}{56,98 \text{pF}}} = 181,3907313029 \Omega\$

add resistor 180Ω (Rin || 180Ω).

|improve this answer|||||
\$\endgroup\$
  • \$\begingroup\$ Could you please elaborate more on this? \$\endgroup\$ – sergej Jan 9 '17 at 8:55
  • 1
    \$\begingroup\$ You are calculating the trace impedance, how does it answer the question? \$\endgroup\$ – sergej Jan 9 '17 at 13:12

Your Answer

By clicking “Post Your Answer”, you agree to our terms of service, privacy policy and cookie policy

Not the answer you're looking for? Browse other questions tagged or ask your own question.