1
\$\begingroup\$

I'm trying to find out if there is a clock fanout buffer with two-input multiplexing that allows each output to select the the input independently.

I found an IDT part that is a two-input multiplexing 12-output fanout but it appears you can only select one input at a time to fanout to all 12 outputs:

enter image description here

I.e. for that part, all outputs are outputting PCLK0 at the same, or PCLK1, not a mix of the two.

What I'm looking for is something like that only where each output Qn can be independently configured to buffer either input clock PCLKm. E.g. So you could have Q0, Q1, and Q3 outputting PCLK1, while Q2 and Q4 are outputting Q0, etc.

Here's a block diagram of what I want to do: enter image description here

The PLL and receivers can't really change, and I need to be able to select each output to buffer one of the input frequencies independently (as shown) and change them at runtime (not shown, but imagine I want to change output 3 to 160MHz while this is running). I imagine this would require a control interface like I2C or similar, not just config pins like most 2-input fanout buffers have.

Does something like that exist, and if so what would it be called? Obviously this could be done with a PLL, but I'm hoping to reduce space/cost/ etc with a buffer solution.

Thanks.

\$\endgroup\$
  • \$\begingroup\$ Do you care what signalling standard is used (LVDS, PECL, CMOS, ...)? What frequency range do you need to handle? \$\endgroup\$ – The Photon Feb 16 '17 at 17:33
  • \$\begingroup\$ The final devices receiving the clocks after fanout will have CML differential AC-coupled receivers. So ideally whatever transmitter standard interfaces most easily with that (I'm assuming CML), alhtough I'd not opposed to doing some passive termination conversions from one standard to another, e.g. LVPECL to CML or some such. However, if the conversion requires an active converter device, it's probably not worth it. Thanks! \$\endgroup\$ – SSilk Feb 17 '17 at 17:59
  • \$\begingroup\$ FWIW, PECL or LVPECL can be connected directly to ac-coupled CML inputs. But you will need to provide DC bias to the PECL output drivers. \$\endgroup\$ – The Photon Feb 17 '17 at 18:02
  • \$\begingroup\$ What is the logic standard of the source driving this thing? And what frequency? \$\endgroup\$ – The Photon Feb 17 '17 at 18:03
  • \$\begingroup\$ Sorry, missed that part of your question. The two input frequencies I want to switch between will be 160MHz and 175MHz. Those would be coming from a PLL that can be configured for LVDS or LVPECL output, so either can be used. \$\endgroup\$ – SSilk Feb 17 '17 at 18:09
1
\$\begingroup\$

Whatever solution you find, it will involve at least 12 2:1 multiplexers. These could be integrated in an IC or each an individual IC.

With a quick search, the closest match I found is the NB4L7210 2x10 crosspoint switch:

enter image description here

This only gets you 10 outputs. If you have a couple of pairs of outputs that you know will always connect to the same input, you could use a couple of 1:2 fan-out buffers to expand this to 12. Or you could use two of these 2x10 switches (having 8 unused outputs), or you could add a 2x2 crosspoint from a similar family to get the two additional outputs.

At your frequencies (< 200 MHz), for the connection from the PLL to multiple switches or multiplexers, PECL signals can be easily fanned out on your pcb using a multidrop configuration:

schematic

simulate this circuit – Schematic created using CircuitLab

(LV)PECL outputs can also be directly interfaced to ac-coupled CML inputs using DC biasing at the source:

schematic

simulate this circuit

The R1 and R2 values are chosen to draw about 5 mA output current when the PECL driver is producing a low output (so the value will depend on your VCC voltage). The resistor values will be higher than 50 ohms. This is an "far-end termination" scheme. You're counting on the 50 ohm termination in the CML receiver to eliminate reflections.

\$\endgroup\$
0
\$\begingroup\$

You can add a second fanout buffer for PCLK1 and a two channel multiplexer to each output.

\$\endgroup\$
  • \$\begingroup\$ Yeah, I've already thought of that option. It adds a lot more components in my case, as well as more control signals etc. That's why I was hoping for an integrated solution. Certainly a good backup plan though. \$\endgroup\$ – SSilk Feb 16 '17 at 16:57
  • \$\begingroup\$ You might be able to omit the fanout buffers? \$\endgroup\$ – skvery Feb 16 '17 at 18:19

Your Answer

By clicking “Post Your Answer”, you agree to our terms of service, privacy policy and cookie policy

Not the answer you're looking for? Browse other questions tagged or ask your own question.