All Caps have an equivalent circuit based on chemistry, construction and geometry with a minimum of ESR,C,Rleak, ESL components shown below. Some have even more complex equiv ccts. which is why cap substitution must consider the application, schematic, design notes and layout to ensure no glitches in choices.
This is the reality of electronics when high speed rise times switching dumping CMOS switch capacitance must be suppressed to improve signal margins by proper decoupling of supply and ground.
This is also why some people use ECL and CML due to lack of current spikes from current mode differential logic when operating at extreme logic speeds and need high noise immunity.
MLCC's are typically 2x1 LxW like 1206, 603 402 and thus have a certain inductance based on this size. But generally have very low time constant compared with electrolytics when you use the ESR*C=T value which means the upper frequency near 1/T can be much higher for ESR decoupling.
- special low ESL MLCC's use LxW=1x2 just the opposite to reduce the inductance and thus raise the SRF, \$f=\frac{1}{2\pi\sqrt{LC}}\$ made by companies such as Murata and TDK.
Now when you put many 2x1 caps in parallel such that the LxW becomes n wide you accomplish the same thing by reducing to L/n and thus raising SRF by \$\sqrt n\$ while reducing the ESR by n such that the result is much better than a big MLCC of the same uF value. Too low an ESR can also raise Q of SRF peaks, when multiple ultra low ESR C's are used so read Murata TDK details on this if you don't understand yet.
This is significant, when you have to suppress current spikes from CMOS logic with >=1ns rise times that have an output Coss capacitance and 25 to 50 Ω RdsOn for 74ALVCxx or ARM uC's or to 50 Ω for 74ALCxx CMOS. Coss rises with reduced RdsOn in MOSFETs but also reduces with lithographic size. If you imagine a capacitance divider with a Vss switched voltage, not only is the ESR/RdsOn ratio important but the net Coss/C(f) for decoupling over many decades of f .
The other factor is distributed Caps so that track inductance does not cause a lower SRF than required and closer location of decoupling cap to source reduces Vdd AND Vss spike noise. The result is often ripple not just due to poor scope probe methods but spike transfer function with resonant frequencies and C ratio reduction and ESR ratio reduction. (Both are voltage dividers when f < SRF))

simulate this circuit – Schematic created using CircuitLab
The rise time varies with CMOS family and the current spikes depend on the number of synchronous switches inside the IC or group of IC's