I have placed two additional vias on the thermal pad of the IC. Though the datasheet does not specify thermal holes, but I just did them to connect the pad with the internal ground plane (2nd layer). I am not able to figure out, why altium claims that there is an error and the vias are not connected. Why shall I connect the vias with extra track? Are not they connected through the ground plane? Please help. This happens many times with me.

enter image description here

enter image description here

enter image description here

  • \$\begingroup\$ Check the via's net \$\endgroup\$
    – Axis
    Sep 10, 2017 at 5:03
  • \$\begingroup\$ It's set to GND net \$\endgroup\$ Sep 10, 2017 at 5:22
  • \$\begingroup\$ Are the vias set as "Plated"? \$\endgroup\$
    – Tom L.
    Sep 10, 2017 at 7:22
  • \$\begingroup\$ Yes @TomL. They are marked as plated.. I have added another screenshot \$\endgroup\$ Sep 10, 2017 at 7:53
  • \$\begingroup\$ Not sure, but seems like the vias are not properly connected with Ground Plane (Layer 2) because of the thermal relief cutouts. I am a newbie, so might be wrong :) \$\endgroup\$ Sep 10, 2017 at 8:03

1 Answer 1


That was definitely the Pads were not connecting to the Ground Plane well due to the Thermal Cutouts. I had to disable the cutout by creating a new rule for such Pads and it seems the error is gone now :)


Your Answer

By clicking “Post Your Answer”, you agree to our terms of service and acknowledge that you have read and understand our privacy policy and code of conduct.

Not the answer you're looking for? Browse other questions tagged or ask your own question.