0
\$\begingroup\$

enter image description here

In sequential circuit block diagram ,it is said that some outputs are again feedbacked to inputs,after storing them in memory. But,where is that memory in sr latch.In sr latch ,it is seen that the output is directly taken to the inputs,and their is no memory.

\$\endgroup\$
1
  • \$\begingroup\$ Welcome to EE.SE. There is a schematic button on the editor toolbar. It's easy to use and makes professional looking schematics to replace your Paint schematics. \$\endgroup\$
    – Transistor
    Commented Oct 15, 2017 at 20:24

1 Answer 1

Reset to default
0
\$\begingroup\$

Some of the inputs are taken from the outputs in your drawing, not the other way around. Left/Right direction in the drawing doesn't matter, signals always flow from outputs to inputs.

Since some of the inputs (one input from each NAND gate) are depending on the outputs of the NAND gates, it is sequential and with this particular configuration it has memory.

\$\endgroup\$

Your Answer

By clicking “Post Your Answer”, you agree to our terms of service and acknowledge you have read our privacy policy.

Not the answer you're looking for? Browse other questions tagged or ask your own question.