-1
\$\begingroup\$

In edge triggered flip-flops, the clock-to-out delay or the flip-flop delay is defined as the time between the triggering edge of the clock till the arrival of stable output from the flip flop. What do we have to say for a pulse-triggered flip-flop then?

In addition, can someone also explain from where exactly do we start measuring the rising edge and falling edge of the clock? Is it from the middle?

\$\endgroup\$
0
\$\begingroup\$

A level sensitive latch's propagation delay is measured from the clock reaching the active level to the output reaching its final logic level.

These levels will be found in the specification. The input level is the voltage at which the device will reliably recognize the input as valid.

You would expect these values to be the same for any given logic family. For example TTL defines a logic high as >2V and a logic low as <0.8v.

\$\endgroup\$
  • 1
    \$\begingroup\$ Okay, so the detection of the events like 'reaching the positive edge' is totally dependent on the built of the flip-flop, right? \$\endgroup\$ – Reeshabh Ranjan Nov 26 '17 at 13:42
  • 1
    \$\begingroup\$ Correct, however you would expect these values to be the same for any given logic family. For example TTL defines a logic high as >2V and a logic low as <0.8v. \$\endgroup\$ – RoyC Nov 26 '17 at 13:47

Your Answer

By clicking “Post Your Answer”, you agree to our terms of service, privacy policy and cookie policy

Not the answer you're looking for? Browse other questions tagged or ask your own question.