What is the most efficient way to assert multiple properties in SV ?
property x; if(expr1) a===b; endproperty property y; if(expr2) c===d; endproperty
Is something like this is needed:
assert (x && y)?
Electrical Engineering Stack Exchange is a question and answer site for electronics and electrical engineering professionals, students, and enthusiasts. It only takes a minute to sign up.Sign up to join this community