INTRODUCTION: I'm aiming to design an Ethernet connected system as a hobby ( ie. plenty of time but not wishing to spend much ). My design constraints would ideally be sticking to a 2 layer 100mm x 100mm PCB with 0.3mm min holes and 0.15mm min track/clearance, up to 0.6mm thin total stackup. The cost of producing a 4-layer PCB in my known manufacturer exceeds that of components at the quantities I need ( only one really, but up to 10 PCB go for the same cost in my particular case ).
MY APPROACH: A ATSAME54N20 microcontoller with built-in Ethernet MAC connected with a RMII to a KSZ8091RNA PHY in Altium Designer.
QUESTION 1: What are my odds of success? Maintaining 68ohms characteristic impedance to GND ( GND still not poured ) for RMII traces seems impossible even with the 0.6mm total height stackup option, yet maximum trace length is less than 30mm, with traces like CLK being 4mm long. Are ringing and reflection problems likely to arise in a circuit like this?
QUESTION 2: Both TX traces are routed together and separate from RX ones, though no length matching was done. Should I consider tight length matching tolerances?
QUESTION 3: The highlighted NET spares vías by going through two unused pins which would be set to high impedance. Is this common practice? Is signal integrity affected by doing this? Is using vias better practice?
NOTE 1: I found topics discussing running traces through NC pin pads, in my case I'm wondering about well documented unused pins. I also came across this post, yet I'm planning to reflow solder this board myself and lack experience in doing so, thus I would prefer to avoid cutting pins off and dealing with uneven surface tension forces acting on the chip.
NOTE 2: 100ohm differential impedance tracks from the PHY to the magnetics haven't been run yet, but they come out of the PHY without coming close to the RMII signals.
NOTE 3: I take this opportunity to thank the community for their knowledge and help. I hope someone finds my post useful in the future !
FOLLOW UP:
- All RMII nets were length matched to 29.9mm +/- 0.1mm.
- Unused pins weren't used for running traces.
- Stackup consists of a 1.6mm total thickness board and no controlled impedance was made.
- GND still needs to be poured, along with some 3.3V polygons, not breaching under any tracks.
Is this design better?
Does it look like it could work?
FOLLOW UP 2:
- A coplanar waveguide with ground was implemented for a closer impedance match.
The most comprehensive answer to the correct transmission line impedance for RMII traces I found was Wikipedia:
The RMII signals are treated as lumped signals rather than transmission lines; no termination or controlled impedance is necessary; output drive (and thus slew rates) need to be as slow as possible (rise times from 1–5 ns) to permit this. Drivers should be able to drive 25 pF of capacitance which allows for PCB traces up to 0.30 m. At least the standard says the signals need not be treated as transmission lines. However, at 1 ns edge rates a trace longer than about 2.7 cm, transmission line effects could be a significant problem; at 5 ns, traces can be 5 times longer. The IEEE version of the related MII standard specifies 68 Ω trace impedance. National recommends running 50 Ω traces with 33 Ω (adds to driver output impedance) series termination resistors for either MII or RMII mode to reduce reflections. National also suggests that traces be kept under 0.15 m long and matched within 0.05 m on length to minimize skew.
Some others include the RMII v1.2 spec:
All connections are intended to be point-to-point connections on PCBs. Typically these connections can be treated as electrically short paths and transmission line reflections can be safely ignored. Neither a connector nor a characteristic impedance for electrically long PCB traces is within the scope of this specification. The output drive is recommended to be kept as low as possible to minimize board level noise and EMI.
And a Sun Microsystems guideline:
Like the MII signals, the GMII signals will be source terminated to preserve the signal integrity per the following equation: Rd (Buffer Impedance ) + Rs (Source Termination Impedance = Z0 (Transmission Line Impedance).
- All RMII nets were length matched to 40mm +/- 0.1mm.
- Unused pins weren't used for running signal traces.
- Unused pins were used for GND and 3.3V connection.
- Stackup consists of a 1.6mm total thickness board.
Is this design better?
Does it look like it could work?
Is tying some pins to 3.3V or GND acceptable? I could do without this practice.
How many vias should I place along the coplanar waveguide? There's extra space for more vias ATM.
GND traces between signal traces get up to 0.15mm wide, is this OK?
Thanks in advance for your kind help answering ! I really appreciate it !