1
\$\begingroup\$

Does anyone know exact working and what will be blocks present inside the calibration module of DDR2/3 memory devices?

Any information related to calibration process of DDR2/3 SDRAM's is appreciated..

Thanks

\$\endgroup\$
2
\$\begingroup\$

DDR2 and DDR3 offer several new features that allow to alleviate differences in PCB channels and achieve higher communication rates. DDR3 offers driver calibration function (ODT), termination calibration (ZQ), and timing calibration.

Quick Google search shows several presentations describing these features, e.g. Micron article, and NXP article. Regarding the actual RTL implementations, the information is likely very proprietary, and this forum is not the right place to ask for details.

\$\endgroup\$
1
  • \$\begingroup\$ can you send me the document link where i can understand actual implimentation of calibration. \$\endgroup\$ – Balakrishna Mar 9 '18 at 4:51
0
\$\begingroup\$

The SPD (serial presence detect) specification for DDR3 is JEDEC 21-C. It is 69 pages long so it would be impractical to post it here.

It is free to create a JEDEC account and to get access to many documents including 21-C.

https://www.jedec.org/

https://www.jedec.org/news/pressreleases/jedec-announces-publication-release-4-ddr3-serial-presence-detect-specification

\$\endgroup\$
1
  • \$\begingroup\$ Thanks..but in that document im not finding information related to calibration ..please help \$\endgroup\$ – Balakrishna Mar 8 '18 at 13:43

Not the answer you're looking for? Browse other questions tagged or ask your own question.