Is it possible to save outputs of different steps of synthesis in Design Compiler and load them later? For example, is it possible to do
analyze, save the output of that, and use the saved output during next session in order to save some time and continue where I left off? Is the same thing possible for other commands such as
If yes, how?