- AVdd and Vdd can be connected via a choke
- AVss and Vss must be connected directly, but you can have two planes that are spatially and electrically separated in the vicinity of their circuit sections, with separate return traces that are connected at the voltage source
Of particular interest:
My ADC conversion rate is very low (on the order of 5 Hz). If I use that frequency, the required values for L and C are very high. To allow reasonably inexpensive parts, using an aluminium 100uF capacitor for AVdd and a 33uH choke, I would have to sample at ~2.8 kHz, which is too fast.
My questions are:
- Is the ADC conversion rate referenced in the specsheet an exact rate, or a maximum rate below which sampling is safe?
- If the physical sampling rate is non-negotiable, could I use it but then run an internal DSP, such as moving average filter?