I am using hardware with an 8 MHz external crystal and would like to reduce the SYSCLK frequency to 1MHz. I haven't been able to do this yet. Is it possible to achieve this with certain PLL and DIV settings?
Electrical Engineering Stack Exchange is a question and answer site for electronics and electrical engineering professionals, students, and enthusiasts. It only takes a minute to sign up.Sign up to join this community