I find the 'Physical View' provided with most FPGA tools somewhat mesmerizing for a complex design. Tens of thousands of switchboxes, LUTs, latches and multiplexers all configured from the HDL. It would be great to combine a logic simulator with the post-P&R layout to animate the physical view with 1/0 signals rippling through the design as stimulus is presented. This would also provide a "visual check" that the trace tools are actually making valid measurements of the timing. A slow motion view could show the clock/data race through the design so you can see the longest path lose the setup race against the clock.
It would make an educational video for teaching timing. So, why isn't this done? Other than the tools are fiendishly complicated already and functional correctness is difficult enough without worrying about animation?