I've been studying the MIPS single cycle architecture for pipeline. I noticed that read-after-write dependency causes a data hazard but two other write-after-write and write-after-read dependencies won't cause any hazards.
So i was wondering if there exists processors with hazards because of this WAW and WAR dependency?
If there are, please can you name some of them. Thank you! (I searched google but found nothing useful)