Basically I am designing D flip flop. While doing my pre-layout simulations, not getting the output Q for the inputs. See the attached attachments. But when I tried to take the output from CLKPULSE, getting some zigzag signals. Can you share your thoughts on this.
Using Cadence environment, TSMC 180nm Tech