I am designing a D flip-flop. While doing my pre-layout simulations, I wasn't getting the output Q for the inputs, see attachments.
But when I tried to take the output from CLKPULSE, I was getting some zigzag signals.
Can you share your thoughts on this?
Using Cadence environment, TSMC 180nm Tech