I am looking at some VHDL code and the following lines are present:
type obj_code_t is array(integer range <>) of std_logic_vector(7 downto 0);
and
OBJ_CODE : obj_code_t;
What does the <>
signify?
Electrical Engineering Stack Exchange is a question and answer site for electronics and electrical engineering professionals, students, and enthusiasts. It only takes a minute to sign up.
Sign up to join this communityI am looking at some VHDL code and the following lines are present:
type obj_code_t is array(integer range <>) of std_logic_vector(7 downto 0);
and
OBJ_CODE : obj_code_t;
What does the <>
signify?
The "array(integer range <>)" syntax is used to declare an array with an unconstrained length.
See this page for detailed info on VHDL ranges. Some snippets from the page are shown below.
An example of an unconstrained array definition: