11
\$\begingroup\$

Why do we need to set speed for GPIO Output pins in STM32?

Just for remind :

For Input pins, The STM32F4 Reference Manual on page 278 says that:

The data present on the I/O pin are sampled into the input data register every AHB1 clock cycle.

So for the GPIO pins when they are used as INPUT, speed is Constant and equals to AHB1 Clock.

But if they are configured as Output we have to set their speed, So the question is what does it mean to a pin to have several speed modes when its is configured as Output?

\$\endgroup\$
2
  • \$\begingroup\$ Welcome to EE.SE. \$\endgroup\$
    – user105652
    Commented Oct 14, 2018 at 22:30
  • 4
    \$\begingroup\$ Hello Amin! Please see this related question. \$\endgroup\$
    – bitsmack
    Commented Oct 15, 2018 at 1:09

2 Answers 2

Reset to default
15
\$\begingroup\$

STM32F4-Refrence Manual in page 278 says that "The data present on the I/O pin are sampled into the input data register every AHB1 clock cycle"

This text is referring to input pins, not outputs.

The output speed register only affects pins which are configured as outputs. It controls the slew rate (drive strength) used for the output. Using an excessively high speed may cause ringing and EMI on outputs, so it is important to use the minimum speed required for your application.

\$\endgroup\$
2
  • \$\begingroup\$ Inputs as well. It is guaranteed that the change of the input pin by the external world will propagate as quiche as the bus speed. \$\endgroup\$
    – 0___________
    Commented Oct 15, 2018 at 1:01
  • 6
    \$\begingroup\$ @P__J__ I'm confused what you're trying to say here. The GPIO speed settings affect slew rate, not clock rate. They do not have any effect on GPIOs which are not configured as outputs. \$\endgroup\$
    – user39382
    Commented Oct 15, 2018 at 2:31
2
\$\begingroup\$

Most any very fast CPU or MPU have bus or GPIO pin speeds that require 10 ohm to 27 ohm resistors in series at the endpoint of the trace to prevent ringing and adjacent trace cross talk. If your GPIO data or IO control is erratic then maybe you have to slow down AHB1 rate or insert those resistors I mentioned.

If pin is an input then resistor is at the pin. If the pin is an output then resistors is at the device pin being driven. Dampening or impedance matching resistors might allow you to keep current AHB1 speed. If you still have data corruption then you MUST slow down the AHB1 rate or insert a few nops or wait-states to throttle back the IO speed

\$\endgroup\$
4
  • 3
    \$\begingroup\$ Pretty sure that anything that can be accomplished by changing the bus clock can also be done by inserting wait states... so stating "you MUST slow down the AHB1" isn't accurate. \$\endgroup\$
    – Ben Voigt
    Commented Oct 15, 2018 at 3:54
  • \$\begingroup\$ @Benvoight. I added that to my answer. \$\endgroup\$
    – user105652
    Commented Oct 15, 2018 at 13:21
  • 1
    \$\begingroup\$ That whole line of thought is mistaken. It has nothing to do with the bus speed, but rather with the driver slew rate. And the speed settings the question refers to are slew rate control bits of those drivers, not external resistors. \$\endgroup\$
    – Chris Stratton
    Commented Oct 15, 2018 at 14:51
  • 2
    \$\begingroup\$ @ChrisStratton. Ok, so I missed the OP's point, but series resistors are still use on every motherboard with very fast bus speeds, sometimes at both ends. Even with slew rate control the resistors dampen ringing and to some degree act as impedance matching devices so optimum speed without corruption is possible. \$\endgroup\$
    – user105652
    Commented Oct 15, 2018 at 18:44

Your Answer

By clicking “Post Your Answer”, you agree to our terms of service and acknowledge you have read our privacy policy.

Not the answer you're looking for? Browse other questions tagged or ask your own question.