TSMC has GL and LL variants for their 16nm FinFET plus process. (For example, see here.)
What do GL and LL stand for? Is there publicly available information about the differences between these two processes?
Electrical Engineering Stack Exchange is a question and answer site for electronics and electrical engineering professionals, students, and enthusiasts. It only takes a minute to sign up.Sign up to join this community