Could anyone help to derive the following expression (4.23) which is the stability criterion for type 3 digital PLL ?

Note: Screenshots are taken from Floyd Gardner's book : Phaselock Techniques 3rd Edition

enter image description here

enter image description here


Your Answer

By clicking “Post Your Answer”, you agree to our terms of service, privacy policy and cookie policy

Browse other questions tagged or ask your own question.