Is the effective resistance mentioned in the image the input resistance for the CPLD pins? I am using Vccio at 3.3 V.
(Image is from Xilinx CPLD IO guide application note).
Electrical Engineering Stack Exchange is a question and answer site for electronics and electrical engineering professionals, students, and enthusiasts. It only takes a minute to sign up.Sign up to join this community