Is the effective resistance mentioned in the image the input resistance for the CPLD pins? I am using Vccio at 3.3 V.
(Image is from Xilinx CPLD IO guide application note).
No, it is the impedance of the circuitry that implements a pull-up or keeper. The input impedance will typically be much larger, and is usually specified as a maximum input current over some range of voltages.