Electrical Engineering Stack Exchange is a question and answer site for electronics and electrical engineering professionals, students, and enthusiasts. It only takes a minute to sign up.
Sign up to join this community
I'm trying to get into IC layouts...
Why do I see some IC layouts with or without the body terminal on the transistors. Do MOSFet transistors need a body terminal in an integrated circuit? Or should I just ignore it, and just draw the source, gate, and drain (like most examples).
The transistors you show need a body connection for proper operation. The body connection may be shared by many transistors and is not always shown explicitly on simple drawings.
For example, it is possible to use a conductive die attach so that the body of all NMOS transistors (the p substrate) is electrically connected to a metal pad in the bottom of the package cavity. A bond wire down to the metal pad provides a connection from a package pin to the body of all NMOS transistors, and this package pin would usually be grounded.
The situation is a little more complex for the PMOS transistors that are created in the n wells. There may be many separate n wells. Each n well might contain one or many PMOS transistors. Each n well must have its own n+ diffusion that is (usually) connected directly to the highest voltage in the circuit. Some processes will specify the maximum distance from a PMOS source/drain to the n well (body) connection.
In cases where you are worried about latchup you should provide low-resistance connections to the transistor bodies. For I/O pins it's not unusual to have a ring of n+ around the edge of the n well, for example.
Silicon-On-Insulator (SOI) transistor have much different characteristics and requirements for body connections.
I do not have enough reputation so I cannot ask this in the comment section. Do you have the technology documentation for the design you are working on? You should check it there regarding all the layout requirement you need to fulfill.
Now I try to answer. For standard CMOS process, you must have Body Bias. Body of PMOS (NMOS) should be connected to the highest (lowest) voltage available.
your first picture is just showing the cross section of the device. it is not complete and most of the time it is not, because the intention is just to show the cross sectional view of the device. It does not define the process. Again, to be sure, you should read the documentation of the technology you are using.
