This is what I've done so far and I really don't understand how to continue. The V variable is for verification
[EDIT]
Electrical Engineering Stack Exchange is a question and answer site for electronics and electrical engineering professionals, students, and enthusiasts. It only takes a minute to sign up.
Sign up to join this communityThis is what I've done so far and I really don't understand how to continue. The V variable is for verification
[EDIT]
I'm not sure how to give you a hint without giving you the complete answer.
But consider the difference between these two situations:
Connect Y0, Y1 to both 4:2 in parallel. Use Y0 as the 3rd "address" line and a NOT gate to enable one or the other.