I know what it means to be edge or level triggered but considering the block diagram or logic diagram of inside of latches and flip flops I cannot see what inside them specifies this property of each, or how are they different that makes some level triggered and some edge triggered?

Can someone explain please?


The edge is performed by Transmission gate switches with positive feedback on the D value to isolate it by holding the charge voltage at D when Clock goes high to enable gate without o- and disable with -o using complementary drive switches with CMOS.

enter image description here


  • \$\begingroup\$ Hey, err...Sunnyskyguy?...could you please add a citation or other attribution for the graphic content you included in your answer? \$\endgroup\$ – Elliot Alderson Jan 8 at 18:16
  • \$\begingroup\$ Ref link was in comments ehm.. \$\endgroup\$ – Sunnyskyguy EE75 Jan 8 at 18:19

Your Answer

By clicking “Post Your Answer”, you agree to our terms of service, privacy policy and cookie policy

Not the answer you're looking for? Browse other questions tagged or ask your own question.