I asked to design a sequential circuit with 3 state buffer so when :
Load = 1 -> put data into output
Load = 0 -> don't change output
Here is my design:
But question said also use other gates.
Is this design wrong?
Electrical Engineering Stack Exchange is a question and answer site for electronics and electrical engineering professionals, students, and enthusiasts. It only takes a minute to sign up.Sign up to join this community