In the fig below is the path from CLK of 1st FF to Output(DataOut1) a valid data path. If so why is it not shown? Is it because its just the combination of PATH2 and PATH3?

enter image description here


  • 1
    \$\begingroup\$ Depends on your definition of "data path", I think. The clock input of a flip-flop causes a transfer of data from the "D" input to the "Q" output. \$\endgroup\$ – Peter Bennett Jan 23 at 3:01
  • \$\begingroup\$ The start points of a Data path are CLK and Input port and the End points of Data Path are D pin of Flop and Output port. So why not a path from CLK of 1st FF to Dataout? \$\endgroup\$ – user138602 Jan 23 at 3:11
  • 1
    \$\begingroup\$ As I said, it depends on your definition of "Data path" - go back to whereever you found this diagram, and see what they have to say about it. \$\endgroup\$ – Peter Bennett Jan 23 at 4:16

Your Answer

By clicking “Post Your Answer”, you agree to our terms of service, privacy policy and cookie policy

Browse other questions tagged or ask your own question.