I am trying to understand the negative LDO. I have the following questions regarding that:

  • What is the main difference between positive and negative LDO?
  • Is the reference voltage of LDO connected to the positive terminal or negative terminal of error amplifier?
  • Is there any change in loop behaviour of a negative LDO?
  • 1
    \$\begingroup\$ Link to a datasheet (in the question - not in the comments) so we can talk about a particular LDO and pinout. \$\endgroup\$
    – Transistor
    Jul 26, 2019 at 10:14

1 Answer 1


There are many different designs for LDOs, true for both positive and negative types. Some reference with respect to ground, some with respect to output. Some have stable loops into any load capacitor, some require a minimum ESR to be stable. The detailed behaviour for any given LDO will be spelled out in the data sheet.

The one guaranteed difference between positive and negative LDOs is the sign of the input and output terminal with respect to ground.

  • \$\begingroup\$ Not necessarily with respect to ground. I've used negative linear regulators referenced to VCC many times to supply the termination voltage for PECL logic, for example. \$\endgroup\$
    – The Photon
    Jul 26, 2019 at 14:42

Your Answer

By clicking “Post Your Answer”, you agree to our terms of service and acknowledge you have read our privacy policy.

Not the answer you're looking for? Browse other questions tagged or ask your own question.