I've seen this question: How can I generate a schematic block diagram image file from verilog?, but it talks about verilog, not VHDL. Some answers to that question mention paid tools, and I'm looking exclusively for free, non-commercial tools.
I would like the process to be completely automatic and not manual. I would also like the image to consist purely of logic gates. I've tried researching but I couldn't find anything.