8
\$\begingroup\$

Are there any free simulators available for a hardware design coded in SystemVerilog? In particular, I need SystemVerilog's dynamic arrays.

\$\endgroup\$
5
  • \$\begingroup\$ In terms of software to simulate it, I can't think of one on the top of my head. This website might be able to provide some guidance on viewing your dynamic array, however. \$\endgroup\$
    – user103380
    Commented Oct 4, 2019 at 4:05
  • \$\begingroup\$ Vivado is (kind of) free and supports SystemVerilog, though I'm not sure if it supports dynamic arrays. In terms of open source, I doubt it. \$\endgroup\$ Commented Oct 4, 2019 at 4:20
  • \$\begingroup\$ AFAICT, the free simulators (I checked iverilog and verilator) seem to support only synthesizable features of SV, and dynamic arrays wouldn't appear to fall into that classification. \$\endgroup\$
    – Dave Tweed
    Commented Oct 4, 2019 at 4:20
  • 3
    \$\begingroup\$ edaplayground.com provides limited free access to commercial simulators, which may meet your needs \$\endgroup\$
    – dwikle
    Commented Oct 4, 2019 at 11:02
  • 2
    \$\begingroup\$ Are you intending for dynamic arrays to be part of your hardware design? They will probably only work as part of your testbench. You're probably already aware, but I just wanted to make sure. \$\endgroup\$
    – Justin
    Commented Oct 4, 2019 at 14:45

3 Answers 3

7
\$\begingroup\$

All the versions of Modelsim: Student Edition (SE), the FPGA simulation tools released with Intel Quartus (IE), MicroSemi Libero (ME), and Xilinx Vivado (XE), support all SystemVerilog constructs with the exception of randomize, covergroup, and assertions.

\$\endgroup\$
3
\$\begingroup\$

Try the free Modelsim-Intel FPGA edition:

Works great and is closer from what you can find in professional environments.

Select Standard and version 16.1 if you don't want to download 6GB. Available for Linux and Windows.

You might need to create an account to be able to download the file. You can create one for free.

\$\endgroup\$
2
\$\begingroup\$

Xilinx Vivado 2020.1 Supports UVM 1.2 and many features of Systemverliog. It supports the same in WebPack (Freeware) Version. I developed a tool "tbengy" to generate a UVM TB and Makefile. You can read the instructions on https://github.com/prasadp4009/tbengy

\$\endgroup\$

Not the answer you're looking for? Browse other questions tagged or ask your own question.