I'm trying to understand the chip selects for some hardware I'm reverse engineering. There are more devices than CPU chip select lines so they are multiplexed using a variety of other inputs, including certain address lines being high/low.
The multiplexer I'm trying to figure out is a 2 to 4 output one (Toshiba TC74VHCT139AFT)
If it is 2 to 4, why are there 3 inputs A, B, and ~G?
Also, the truth table mentions active low G and the 4 outputs Y0-Y3. I've attached a pic of the truth table. The schematic I'm looking at shows inverters for those pins (also posted an image).
Do the inverters in the diagram mean that the signal is flipped on its way in/out? Or is this just a reflection of how the chip behaves? Based on how things behave, it seems to be the latter, but it's confusing. The CS lines out of the chip are active low as well.
Am I reading the truth table correctly that I'm looking for one of the Y outputs to go low to show it is "selected"?