# Why is the SR Flip flop edge enabled

I'm struggling to understand the diference between a Latch and a SR Flip Flop, I know that a latch is level activated, and the SR Flip Flop is edge activated but if the circuit is the same, why is the behavior diferent?

I watched this video from Neso Academy, I really don't know why the latch becomes edge active if I use a clock.

If i send a 1 the latch is active, so why isn't the SR flip flop active when the clock is 1?

Am I missing something or is there an error in the video?

• if the circuit is the same, then the behavior cannot be different Dec 15 '19 at 20:12
• exactly that's why I don't understand the video, he said "the circuit will act as a Flip flop when we have clock in place of enabled" I'm not sure if I am missing something because Neso Acadamy seems to be a good channel Dec 15 '19 at 20:19
• The term 'latch' and 'flip-flop' are rather mixed up. Even in wikipedia they talk about "a flip-flop or latch". Engineers, like me, who have to deal with registers and latches make a clear distinction. What they show in that video is not what we experts call a 'latch'. So again: be careful what you find on YouTube. Dec 15 '19 at 20:19
• I suggest you ignore the video and look for other resources. Note that the terms "latch" and "flip-flop" are not standardized. Dec 15 '19 at 20:29
• the clock in place of enable statement is kind of ridiculous in that context ... it is exactly the same thing .... perhaps what should have been said is if you think of the signal as a clock instead of enable Dec 15 '19 at 21:02