Is it possible that a memory/memory region be read-only for some masters/chip components but read-write for others?

It is kind of vague question, but from a conceptual point view would this be possible?

Thank you

  • 2
    \$\begingroup\$ If you don't connect the Write signal from all masters to all memory devices, it would certainly be possible. \$\endgroup\$
    – user16324
    Commented Jan 9, 2020 at 14:21

1 Answer 1


If you have a look at the latest AXI document you will find that there are several descriptive 'signals' which tell what type of transaction is on the bus. It also holds an ID which tells where the transaction is coming from.

You can then have a memory (or any other slave device) which would accept only certain type(s) of transactions. Or only transactions from certain masters or any combination of the two.

You can, and I have, design a system where the acceptance of transaction can be programmed for each slave. (Of course there the transaction permission registers can only be written using supervisor access mode and only if the source is the main processor).

If you are not familiar with AXI: it is a bus protocol designed by ARM and used by many systems which have ARM cores.


Your Answer

By clicking “Post Your Answer”, you agree to our terms of service and acknowledge you have read our privacy policy.

Not the answer you're looking for? Browse other questions tagged or ask your own question.