1
\$\begingroup\$

I am designing Zynq-7000 XC7Z020-1CLG484 with single DDR3 chip. Got following schematic as reference: trenz TE728 Can someone suggest what is value of series resistors for ADDR/CMD lines: enter image description here

\$\endgroup\$
4
\$\begingroup\$

Discussion

A motivation for using a VTT terminator with DDR3 comes from its support for ‘fly-by’ signal routing on address and control. This scheme needs to be end-terminated to suppress reflections back to the devices on the fly-by path.

This is not as much of a concern with a single device. While it too can be terminated with VTT, it is also possible to use series termination, as has been done on this board.

The idea with series damping is to ‘back terminate’ such that the driver impedance plus series damping is roughly equal to the trace impedance. This absorbs the reflection coming back from the endpoint. Done right and you get a clean signal at the endpoint.

The drawback with series damping is that higher speeds won’t work as well, as the damping reduces rise time. That’s discussed in the linked docs below. Then again, it’s just one chip so it likely doesn’t matter.

What About This Board? What Value?

A good value to start with is about 22 ohms. This gives roughly 50 ohms when combined with the driver impedance. You could experiment with different values and drive strength settings to get the best signal integrity and stability. Any measure should be at the endpoint, as close to the physical DRAM pin as possible.

If you have access to a simulator and an IBIS deck for the I/O you could model this in Spice.

Finally, I refer you to a useful Micron technical note on this issue, and a Xilinx answer record.

\$\endgroup\$
2
  • \$\begingroup\$ Most of guides uses VTT termination resistors. But they all are for multi DDR chips designs. Can I implement same VTT termination circuits for single chip design? \$\endgroup\$ – user3583807 Feb 19 '20 at 20:05
  • 1
    \$\begingroup\$ VTT termination is needed for multiple chips routed in DDR3 fly-by topology to ensure that reflections don't disturb SI for the chips 'in the middle'. With a single chip that's not so much of an issue. If you're unsure, simulate or use VTT. \$\endgroup\$ – hacktastical Feb 19 '20 at 21:01

Your Answer

By clicking “Post Your Answer”, you agree to our terms of service, privacy policy and cookie policy

Not the answer you're looking for? Browse other questions tagged or ask your own question.