# Drop-out voltage at the input using MOSFET

Please have a look at my below circuits.

The first one is an MOSFET. N-MOS.

Gate is fed with a function generator input of 5V peak to peak. 1kHz frequency. 1ms period. 90% duty cycle. Drain is provided with 10V and the source is connected to a load resistor.

If I probe at the gate and the source, I get the below waveform :

Please consider only the yellow and blue trace in the above waveform. Yellow is probed at the gate. Blue is probed at the source of the MOSFET.

If I connect the MOSFET to the circuit shown above, i.e., my second circuit, the same FG input is provided to the GATE of the MOSFET.

Now, I probe at the point A and the Gate of the MOSFET. Below is the waveform :

Yellow is the GATE of the MOSFET. While blue is probed at Node A.

My questions are :

1. In the second waveform and the second circuit, shouldn't the voltage at node A, follow the voltage at the GATE of the MOSFET? The node A voltage should also go to 0V while the Gate voltage goes to 0V. Why am I not getting that 0V waveform at the Node A?
2. What effect does the resistor connected to the source of the MOSFET and the purpose of the C1 50nF capacitor in this circuit.
• Understand (2) - specifically, read about what a capacitor does, and that will explain (1).
– user16324
Commented Mar 18, 2020 at 17:18
• When the FET is on, charge flows into the caps. When the FET is off, no new charge is supplied. Unless you have a downstream short you don't mention, think about what node A voltage would do as the cap's stored charge flows to ground through the resistors over time.
– Bort
Commented Mar 18, 2020 at 17:22
• I tried to understand but not getting totally clarity on this topic. I know I am missing to fit the very basic function of capacitor and the MOSFET and the downstream load. Could someone please help me with an answer
– user220456
Commented Mar 18, 2020 at 17:26
• @Newbie As the name would suggest, a capacitor holds charge. When you turn on the FET, the cap fills up quickly because there is no significant resistance preventing current from flowing into the cap, from the supply through the FET. But when you turn off the FET, the current (charge stored in the cap) can flow from the cap to ground through the resistor. I recommend simulating the circuit and figuring out where all the currents flow during on and off states. I think this will give you insight into what you're seeing.
– Bort
Commented Mar 18, 2020 at 18:22