0
\$\begingroup\$

I was referring a power sequencer datasheet at

https://www.dialog-semiconductor.com/sites/default/files/slg7nt4618_ds_r024_03102016.pdf

Iam confused with 2 definitions for the high level (circled below). Can anyone please clarify which one I have to consider?

Confusing spec

\$\endgroup\$
1
  • \$\begingroup\$ It seems that they are saying what level is "low" at VDD=3.3V. Between 1.13 and 1.78 the input can probably be considered "floating" in that it may be undefined behavior or "stick" at the last value. It outlines the same thing for 1.8V and 5.0V too. \$\endgroup\$
    – Ron Beyer
    Mar 28, 2020 at 16:32

1 Answer 1

2
\$\begingroup\$

The chip has different types of input pins. The datasheet pin list says pin types are Digital Inputs and Low Level Digital Inputs. They are different and thus have different input thresholds.

\$\endgroup\$

Your Answer

By clicking “Post Your Answer”, you agree to our terms of service and acknowledge you have read our privacy policy.

Not the answer you're looking for? Browse other questions tagged or ask your own question.