Here, I modify the encapsulated area of an SR latch(with NOR gates). The encapsulated area on the first circuit(with the NORs) is equal(at least, I think so) to the wider encapsulated area in the below circuit. So, I think that my inputs can be and should be used in the same order without changing it.
The BLUE ENCAPSULATED area represents the same SR latch again, but with
S' are used as input names and those NOT gates are eliminated. Eveything seems fine till here, however, at everywhere else, I see SR latch created with NAND gates as follows:
The difference of these with my drawing is the ordering(up to bottom) of
R'. And unfortunately, this one is the one which is correct and mine is wrong.
So, where do I do a mistake? Is there a conceptual misunderstanding in my thoughts?