2
\$\begingroup\$

I don't have a 74HC164 on hand to try and I'm not 100% sure from reading the datasheet.

If for example I've got a bunch of LEDs lit up from the outputs of the 164 and I pull the reset pin LOW will

A) all the outputs be immediately set to LOW as soon as I pull the reset pin low

or

B) all the outputs will keep their current state until the next clock pulse when all the outputs will be pulled low.

I'm waiting on some of these to arrive in the mail to experiment with but would love to be able to get my schematics in order while I wait. Thank you!

| improve this question | | | | |
New contributor
Michael Cardoza is a new contributor to this site. Take care in asking for clarification, commenting, and answering. Check out our Code of Conduct.
\$\endgroup\$
  • 2
    \$\begingroup\$ Link the datasheet? This is the difference between a "synchronous" reset (wait for clock) versus "asynchronous" (immediately) \$\endgroup\$ – pjc50 May 21 at 18:29
  • \$\begingroup\$ datasheet.lcsc.com/szlcsc/Nexperia-74HC164D-653_C6825.pdf The data sheet says asynchronous but I was unsure what that meant. Thank you this clears things up! \$\endgroup\$ – Michael Cardoza May 21 at 18:42
  • 1
    \$\begingroup\$ @TonyStewartSunnyskyguyEE75 Sets and resets are always Async. except when they're not, for instance the difference between a 161 and a 163. Perhaps you need to qualify 'always'. \$\endgroup\$ – Neil_UK May 23 at 3:50
2
\$\begingroup\$

Synchronous timings are associated with a clock and in general asynchronous timings are not. (This can get confusing in terms of asynchronous events that are then aligned to a clock but that is not the case here).

Looking at the timing diagram:

HC164 Timing diagram

You can see that the firstclear event ensures the outputs are all low aligned with the falling edge of \$ \overline {CLR}\$.

Had this been a synchronous clear, then at the second event the outputs would have been taken low aligned with the clock (the blue line), but they are taken low (as before) when aligned with the falling edge of \$ \overline {CLR}\$

So the outputs will go low in response to the falling edge of clear and the clock has no effect on this.

| improve this answer | | | | |
\$\endgroup\$
1
\$\begingroup\$

Asynchronous

From the data sheet

A LOW on the master reset input (MR) clears the register and forces all outputs LOW, independently of other inputs.

Asynchronous master reset

| improve this answer | | | | |
\$\endgroup\$
  • \$\begingroup\$ It would be helpful if you defined asynchronous vs synchronous in this context. Not defining "asynchronous" is answering his first question with his second question: "what is asynchronous?". He actually got his answer from @pjc50's comment under the question, because @ pjc50 defined asynchronous vs synchronous. \$\endgroup\$ – Gabriel Staples May 22 at 19:59

Your Answer

Michael Cardoza is a new contributor. Be nice, and check out our Code of Conduct.

By clicking “Post Your Answer”, you agree to our terms of service, privacy policy and cookie policy

Not the answer you're looking for? Browse other questions tagged or ask your own question.