The table shown here, under "Clock Polarity and Clock Phase" doesn't agree with my conclusions from table for SPI modes on Wikipedia.

I'd like to distinguish between whether the one on the first like is another convention, or is it just just that 11 and 10 are mistankely swapped, I'm working on a school project and the document provided is from the first website.

  • \$\begingroup\$ The descriptions of the modes at Analog are correct; I think they have simply put the items for 2 and 3 in the wrong positions. (The line marked mode 2 is actually mode 3). \$\endgroup\$ Commented May 24, 2020 at 16:06
  • \$\begingroup\$ I believe that for '11' the SPI reading should happen in the trailing edge of the active low signal, which is the rising edge.....atleast that's what I understand. \$\endgroup\$
    – Essam
    Commented May 24, 2020 at 18:07

1 Answer 1


There is no SPI standard, so the Clock Polarity (CPOL) and Clock Phase (CPHA) selection bits do not need to map to modes 0-3 in any standard way. Sometimes the mode selection bits have different names so what you read about modes for one device does not apply to another device.

The point is, when you want to communicate SPI between two chips, you need to look at the timing diagrams between the chips and select matching setting to know the correct mode, instead of just looking at mode numbers.


Your Answer

By clicking “Post Your Answer”, you agree to our terms of service and acknowledge you have read our privacy policy.

Not the answer you're looking for? Browse other questions tagged or ask your own question.