# PCIe Reference Clock logic level

I have a PCIe reference clock generator chip, ASVMPHC-100.000MHZ-LR (datasheet), but it generates a sinusoidal waveform at 100 MHz with an amplitude of ~750 mV. Should I be running this through a NOT gate or something to generate a square wave before sending it to the PCIe slot? If so, what logic level should I use?

• How do you know it's a sine wave? It should be a square wave... – Analog Arsonist Dec 1 '12 at 0:43
• It is a sine wave on the oscilloscope, which is standard for a crystal to generate I believe, I just don't know if a PCIe device will take that as a good reference clock. – Crake Dec 1 '12 at 2:07
• How did you measure and did you put a 50Ohm terminator to GND on the positive and negative outputs? Looks like you have a HCSL output version there and it won't be happy without it's termination resistors. Just a thought. – Some Hardware Guy Dec 1 '12 at 3:25
• What is the bandwidth of your scope? A 100 MHz scope will show a sine wave if given a 100 MHz square wave. Check the scope and probe bandwidth. – user3624 Dec 1 '12 at 4:31
• @Crake "The ideal square wave contains only components of odd-integer harmonic frequencies (of the form 2π(2k-1)f)." So there is the 100Mhz fundamental then a bunch of higher frequency harmonics (3*f, 5*f, etc) that your scope doesn't have the bandwidth to capture. A clock generator chip is going to be a square wave output, not sinusoidal. – Analog Arsonist Jan 22 '13 at 14:45

## 1 Answer

Your oscillator chip has HCSL outputs. You can't simply hook up one of the differential HCSL outputs to a high impedance oscilloscope probe and expect anything useful to come out. Both output pins are significant -- it's the difference in voltage between them that constitutes the clock signal. Looking at them in isolation is not very helpful here.

You need to properly terminate the outputs (look for HCSL section), and in order to look at it you need a differential probe. In a pinch you can use two 50 Ohm probes and use Math Subtract mode on a two channel 'scope. Your oscilloscope and probe combination must have at least 450MHz bandwidth for you to see anything that resembles a square wave.

Alas, something in your question seems very fishy: you'll need to use your 100MHz clock to clock your PCIe PHY chip, which will then generate the signal for the REFCLK+/- pair on the PCIe bus. You may need to buffer the output of the oscillator, depending on how many devices are attached to it, and whether the bare oscillator fulfills the jitter and transition time requirements of whatever it feeds into. The buffers have PLL loops that regenerate the clock, reduce jitter, etc. You should be looking at the PCIe specification and the datasheets of all the chips involved while doing all of this work. What is it that you're trying to accomplish?

• Actually the refclk goes to the PHY and the PHY will generate a 2.5GHz internal clock and ultimately use the RX pair to recover the real data clock. – akohlsmith May 19 '13 at 0:56