1
\$\begingroup\$

Is there any difference between 'high in vhdl and $high in verilog??

\$\endgroup\$
1
  • \$\begingroup\$ Generally speaking, yes - both return the highest index possible. But maybe a more specific question would yield a more specific answer. \$\endgroup\$
    – po.pe
    Jun 11, 2020 at 11:47

1 Answer 1

1
\$\begingroup\$

The difference is $high in Verilog can only return a integer type whereas the 'high attribute in VHDL returns the largest value in the type of the range.

\$\endgroup\$

Your Answer

By clicking “Post Your Answer”, you agree to our terms of service, privacy policy and cookie policy

Not the answer you're looking for? Browse other questions tagged or ask your own question.