Is there any difference between 'high in vhdl and $high in verilog??
1
-
\$\begingroup\$ Generally speaking, yes - both return the highest index possible. But maybe a more specific question would yield a more specific answer. \$\endgroup\$– po.peCommented Jun 11, 2020 at 11:47
Add a comment
|
1 Answer
\$\begingroup\$
\$\endgroup\$
The difference is $high in Verilog can only return a integer type whereas the 'high attribute in VHDL returns the largest value in the type of the range.
