2
\$\begingroup\$

I'm trying to build a pure sine wave inverter in LTspice (Image 1) but I'm running into some trouble. So far, it consists of three main parts:

The SPWM generator generates an SPWM signal from a 200kHz sawtooth wave and a 50Hz reference sine wave. This works fine, although it would be replaced by a µC in 'real-life'.

The second part is an isolated dual gate driver using the UCC21520, this is mostly based on the typical application schematic from the datasheet (page 27). There are two main differences: In my circuit, ground is in between the two 325v supplies while it's on the bottom in the datasheet. And in the datasheet, both outputs seem to be connected to the same supply, even though they're switching MOSFETs that are at different voltage levels, which seemed odd to me.
I think this part is working fine as well, even though the output (Image 2 and 3) does look a little wonky and contains big spikes at seemingly random intervals.

The third part is where I'm trying to actually drive the MOSFETs (C3M0075120K). On the output of the half-bridge, I would expect to see an amplified version of the output of the driver, but the voltage is dropping way too slowly after the driver goes low and doesn't even hit 0v before the next pulse (image 4).

The simulation also runs very slowly and often fails to converge at some point.

Download link to all required LTspice files:
Simulation.zip

Unusually hot MOSFET:
70w mosfet at 1kw out.zip

Image 1: Image 1, Schematic

Image 2: Image 2

Image 3: Image 3

Image 4: Image 4

\$\endgroup\$
2
  • \$\begingroup\$ Try something like a load of 100 ohms. \$\endgroup\$
    – Andy aka
    Jun 29 '20 at 21:56
  • \$\begingroup\$ That does help, but the output pulse is still a bit too long which, I assume, would distort the output sinewave. Needing a 530 w (100 ohms at 230 v RMS) load just to get a decent output doesn't seem ideal anyway. I also can't really simulate this properly since I'm getting a convergence error not even 1 ms in. \$\endgroup\$
    – Cecemel
    Jun 30 '20 at 7:10
0
\$\begingroup\$

The models don't seem very convergent-friendly, due to the many behavioural expressions involving conditionals (if()), which are known to have discontinuities around the condition which cause the derivatives to go sky-high, and possibly cause "timestep too small" errors, or similar. There are ways to deal with them, sometimes they work, sometimes they don't, but none of them are here: using current sources with terminating resistors and capacitors to help smooth out the sharp transitions. Or, in the case of LTspice use the far superior A-devices. The SiC model also uses limit(), which is a hard-limit, also causing sharp "knees" that kick the solver. In LTspice there's a better alternative, uplim(dnlim(...)), which might be a little bit heavier (but not much) on the computation side, but it has a smooth limiting region, which helps convergence. You could go over both models and try to replace/change/adapt/etc the possible offending lines, but at this point I wish you good luck.

Your concern about the grounding in the datasheet is not needed, I think you can safely believe the guys from TI, but your PWM section is using a unipolar ramp for a bipolar sine, which will force the inputs of those unipolar comparators. Also, in the case of SPWM, it might be better (at least from an EMI perspective) to use a symmetric triangle instead of a ramp (where a PULSE() might be more convenient than a PWL()); though a ramp is fine, too.

Also, if I understood correctly, if your load requires 530 W, then those transistors are way too oversized (30 A transistors are like a Schwarzenegger for a toothpick breaking contest). Same thing for a 10 kΩ load for those beasts. That's why when you followed the suggestion in the comments about lowering the load to 100 Ω it made the simulation much nicer. Try making it 10 Ω, and it will be even nicer. What's more, it looks like you're after a 50 Hz inverter, which means that a 200 kHz switching frequency is also unneeded; 25-50 kHz should be enough (and simulate faster).

And to help with the models, try adding Rser=0.1 Cpar=1m to all the sources (except the PWM signals), add capacitors across the SiCs with a (fairly random) 1n Rser=100 (series RC snubber), change the diodes to be 1N5819 (or choose your own from the model database) and make the zero-valued resistors to be at least 0.1 or so. If this doesn't help try adding .opt gshunt=1g or .opt cshunt=1p (use this last one with care). There are other settings for aid in convergence issues, but, in my experience, too often a properly sized element in the schematic made all the difference. In this case, if you say that the PWM driver will be replaced by a µC, then why not replace the not-so-helpful model with something simpler that will help you get by while letting you focus on the power switching part (e.g. simple VCCS or VCVS as drivers).

\$\endgroup\$
5
  • \$\begingroup\$ Thanks for looking into this. I've been playing around some more in LTspice. I'm using a 50kHz 50% square wave as a signal source for now (I'll need the spwm once I start looking into the output filter), the lower frequency has helped quite a bit. \$\endgroup\$
    – Cecemel
    Jun 30 '20 at 16:33
  • \$\begingroup\$ The power dissipation of the mosfet seems quite high though. I tried using a 20Ω load (average power of 2.6kW, average current of 8.2A), but there was 300w being dissipated across the high-side mosfet. Even at 100Ω, the power dissipation was about 30w. And those are without the occasional, random 16MW spike I'm getting for some reason. If the inverter doesn't function properly at light loads, what can I do about that? This is meant as a grid inverter so load can go anywhere from a few 100's of watts to a few kw's. \$\endgroup\$
    – Cecemel
    Jun 30 '20 at 16:33
  • \$\begingroup\$ @Cecemel Without seeing I can only try to guess that it's the result of cross-conducting (lack of dead-time). Don't forget that your load will have to have a filter, usually an LC, to filter out the carrier and leave the sine. Maybe this can be of a help. As for light loads, those are always a problem because the whole feedback changes with the sensed current. Inverters are not an easy task, they are more involved than your average SMPS. \$\endgroup\$ Jun 30 '20 at 18:09
  • \$\begingroup\$ It's not cross-conducting, I'm only driving the high-side mosfet, the signal input for the other one has been tied to ground for now during testing. I've edited my question to add a new file, it would be nice if you could take a look at it. As for my original question, I suppose the long fall-time is just expected behaviour with such a big mosfet and light load, I thought I was driving it in some suboptimal way. I'm going to open a new question asking about how big inverters deal with light loads. \$\endgroup\$
    – Cecemel
    Jun 30 '20 at 19:08
  • 1
    \$\begingroup\$ For anyone interested in the future: I figured out why the power dissipation was this high. To measure power, I alt-clicked the MOSFET, but this calculation included the power from the 25v voltage source used to set the temperature. \$\endgroup\$
    – Cecemel
    Jul 3 '20 at 22:00

Your Answer

By clicking “Post Your Answer”, you agree to our terms of service, privacy policy and cookie policy

Not the answer you're looking for? Browse other questions tagged or ask your own question.