1
\$\begingroup\$

I am checking out for dual-inline packages for my chip (which I want to insert in DIP) and I came across some products from Analog Devices, Texas Instruments and NTK Ceramics. However, NTK Ceramics have dimensions for the chip Die. But Analog devices and the Texas Instruments doesn't have any information about the Die for DIP. Are the DIPs from Analog Devices and Texas Instruments just only programmable without any option to ınsert our own chip into the DIp?

You can find the picture of the datasheet of 24 pin DIP of Texas Instruments (İt doesn't have any picture of the Die) and Also you can find the other picture of DIP from NTK Ceramics which has die information shown clearly

Texas Instruments DIP NTK Ceramics datasheet

\$\endgroup\$
8
  • 2
    \$\begingroup\$ NTK Ceramics builds DIP packages for integrators of custom silicon. TI and Analog Devices obtain and/or build DIP packages for their own chips, and as such, the die size is not a datasheet parameter. If this doesn't seem to be the case, please link to the specific datasheets and products you are discussing. \$\endgroup\$
    – nanofarad
    Commented Jul 23, 2020 at 23:55
  • 1
    \$\begingroup\$ I'd be amazed if TI or AD would build you a custom chip unless you're ordering millions of them (and maybe not even then). That's just not what they do. \$\endgroup\$
    – brhans
    Commented Jul 23, 2020 at 23:57
  • 2
    \$\begingroup\$ TI, AD, and other IC makers provide descriptions of the packages they use for their ICs for the convenience of their customers in using the ICs. I would not expect them to sell empty DIP or other packages to end users. \$\endgroup\$
    – Peter Bennett
    Commented Jul 24, 2020 at 0:08
  • 2
    \$\begingroup\$ If you're asking about the maximum die cavity size internal to the DIP package itself (as opposed to the "silicon chip" dice sales from TI/AD/etc.), that's likely proprietary information. If you are in contact with a company that sells empty DIP packages or that makes the internal leadframes, their applications/sales team may be able to share those cavity size dimensions. But only the outside of the DIP package is standard, the inside dimensions are not standardized. \$\endgroup\$
    – MarkU
    Commented Jul 24, 2020 at 0:38
  • 3
    \$\begingroup\$ If you're targeting a DIP today for a custom chip, then you are doing it wrong \$\endgroup\$
    – Chris Stratton
    Commented Jul 24, 2020 at 0:48

1 Answer 1

Reset to default
1
\$\begingroup\$

Often the die cavities can be selected, based on the aspect ratio (length and width of the silicon chip) and the silicon area.

You want to nearly FILL the cavity, for good heat removal, since most of the heat (at least for plastic) has to flow FROM the silicon THRU the plastic and then TO THE LEADFRAME.

Thus for plastic, a small die in a large cavity is BAD THERMAL DESIGN.

The black epoxy has 200X the thermal resistance of silicon and copper(the lead frame often is alloy of steel and copper).

And those gold bond wires are about 10,000 ° C per watt, per milliMeter of wire.

\$\endgroup\$

Your Answer

By clicking “Post Your Answer”, you agree to our terms of service and acknowledge you have read our privacy policy.

Not the answer you're looking for? Browse other questions tagged or ask your own question.