There are packages as thin as 0.3 mm (maybe even less), so I was wondering how thin the actual die/wafer inside them are. I guess the package top and bottom will also need a certain thickness to be useful, so how much is left for the die?

  • \$\begingroup\$ Downvoter, can you tell why? \$\endgroup\$ Dec 16, 2012 at 13:02
  • 1
    \$\begingroup\$ I guess it was down voted because it was a bit vague, but who knows, I knocked it up for you. I also suggested an edit to make it a bit more readable. \$\endgroup\$ Dec 16, 2012 at 17:01
  • \$\begingroup\$ @FedericoRusso: This is Stack Exchange website. Where downvotes depends on the mode by some people. \$\endgroup\$
    – 3bdalla
    Mar 30, 2015 at 7:38
  • \$\begingroup\$ @FedericoRusso: one reason for a downvote is that there is no hint in your question that you did some research for yourself. "... so I was wondering ..." sounds as though you though of this and decided to ask someone to write an answer for you to save you the bother of looking it up. Your high rep probably works against you in this case as you would understand well how the site works. \$\endgroup\$
    – Transistor
    Jul 28, 2017 at 18:51

2 Answers 2


Very thin, ~700µm (0.7mm) is close to the upper limit. Around 100µm (0.1mm) is about as thin as they get. However the size varies a lot, depending on multiple things, like the package it's made for, quality, price, and the overall size of the wafer.

Update After further research, I found that for certain applications, the wafer may be as thin as 50µm.

guess the package top and bottom will also need a certain thickness to be useful, so how much is left for the die?

An incredibly small amount, take a look at this picture and the others at the bottom.

Yamaha YMF262 audio IC decapsulated High quality decapsulated surface mount Yamaha YMF262 audio IC photo

It varies with the size of the wafer, according to wiki,

  • 2-inch (51 mm). Thickness 275 µm.
  • 3-inch (76 mm). Thickness 375 µm.
  • 4-inch (100 mm). Thickness 525 µm.
  • 5-inch (130 mm) or 125 mm (4.9 inch). Thickness 625 µm.
  • 150 mm (5.9 inch, usually referred to as "6 inch"). Thickness 675 µm.
  • 200 mm (7.9 inch, usually referred to as "8 inch"). Thickness 725 µm.
  • 300 mm (11.8 inch, usually referred to as "12 inch"). Thickness 775 µm.
  • 450 mm (17.7 inch, usually referred to as "18 inch"). Thickness 925 µm.

Basically they take a slice of silicon that's about .6mm thick (on average,) grind it, smooth it, etch it, then grind the back side.

Here's a good video to watch, How Silicon Wafers are Made. And to see how a chip is decapsulated, watch Chris Tarnovsky's video How to Reverse-Engineer a Satellite TV Smart Card.

If your interested in decapsulating chips, and close up images and probing of the die, FlyLogic's blog has some awesome posts, and great pictures!

And a few pictures of decapsulated chips,

Machine Decapsulated ST Microchip Fly Logic decapsulated surface mount IC photo CGI internal ball gate array IC Several decapsulated large processors IC Diagram

The following 2 images are of a ADXL345 3mm × 5mm × 1mm LGA package. The first is a side X-ray. The X-ray clearly shows the presence of a separate ASIC die and MEMS die, with a hermetic cap. The internal structure of the device is more clearly seen in the SEM micrograph of the decapsulated device, in the second image. ADXL345 Package X-Ray ADXL345 Package SEM micrograph

  • \$\begingroup\$ the last pictures are really cool. I am having a hard time understanding what all of those au bond wires are doing stuck what looks like directly to the porous substrate ... just to hold it in place? how does this thing communicate to the outside world? \$\endgroup\$
    – jbord39
    Jul 28, 2017 at 21:12
  • \$\begingroup\$ @jbord39 It may be that the parts are not yet encapsulated but those connections may be the contacts on the actual chip when it is. Looking at the schematic, page 35 of 40, it matches the pinout analog.com/media/en/technical-documentation/data-sheets/… \$\endgroup\$ Sep 29, 2017 at 9:37

Prime wafers (which is a specification) nominally 720μ, additional processing for metal layers may add as much as 7μ. There is some variation in thickness. Some devices are thinned through a process known as back-grinding but that thickness is usually only taken to 300μ total thickness. This is used in cases where thickness matters, like in image sensor modules (which only use the die - the die are not packaged) or in the case of stacked die where one die is placed on top of another, like the combination of Flash memory and DRAM, used in mobile handsets.

  • \$\begingroup\$ Thanks for mentioning backgrinding. It is an important process to consider when answering this question. I just went down this search to find out approximate die thicknesses in ICs and almost stopped when I found the beginning wafer thickness as shown in the accepted answer. End thickness can be much different due to backgrinding. \$\endgroup\$
    – Michael
    Feb 3, 2023 at 20:22

Your Answer

By clicking “Post Your Answer”, you agree to our terms of service and acknowledge you have read our privacy policy.

Not the answer you're looking for? Browse other questions tagged or ask your own question.