I am connecting together two "LVDS" devices. The specs are as follows:
Output: VoDiff = 247-600 mV, Vcm = 1-1.485 (1.25 typ)
Input: VinDiff = 100-500 mV, Vcm = 1-1.6 (1.25 typ)
So for the most part they look compatible. However I am wondering if I should be concerned that the output can swing up to 600 mV and the input is rated up to 500 mV. Is this a concern?
The input has two 50 ohms to GND with a mid voltage of 1.25. So I am guessing I do not need any termination, but just concerned about the voltage swing.
LVDS receiver - Teledyne e2v EV12DS480A 12-bit, 8 GSps DAC
LVDS driver - Xilinx Kintex UltraScale XQRKU060 FPGA. Please see p.27