What is the difference between these statements in VHDL:
- if (clk'event and clk='1') then
- if rising_edge(clk) then
Are they equivalent ? Do you produce the same behavior (outputs) ? Why would one be used versus the other ?
Also is one synthesizable versus the other ? Which is better for synthesis correct coding ?