2
\$\begingroup\$

I have created an inverter using cmos logic (see image)

Inverter circuit

However, when I simulate the circuit model, even without a load I get an output voltage that remains fairly high rather than going low (see image).

Inverter waveform

Any insight that anyone can provide with regards to my issue will be very much appreciated.

\$\endgroup\$
12
\$\begingroup\$

Your PFET is "upside down" (source and drain erroneously interchanged) and you are probably getting a path through the body diode even when it is off. Apparently in the device models you are using, the diode "defeats" the NFET.

\$\endgroup\$
0

Your Answer

By clicking “Post Your Answer”, you agree to our terms of service, privacy policy and cookie policy

Not the answer you're looking for? Browse other questions tagged or ask your own question.