# Using the fast adders circuits in FPGA

Im confused on how to use the dedicated carry logic The first image shows the schematic for a full adder using a MUX It looks like one of the outputs are equivalent to A XOR B

Usually you just need to use the behavioral addition operator + and the synthesis tools will do the Right Thing. The documentation should give you information about inferring a fast adder, if it is more difficult than that.