In structural VHDL, is it acceptable to use signals declared with the same name in different components?
For example:
Component_1 uses a signal declared Temp_1
Component_2 also uses a signal declared Temp_1
These two components are both instantiated in the same higher top level source code?